Intel Xeon Phi Coprocessor Architecture and Tools

Intel Xeon Phi Coprocessor Architecture and Tools
Author :
Publisher : Apress
Total Pages : 220
Release :
ISBN-10 : 9781430259275
ISBN-13 : 1430259272
Rating : 4/5 (75 Downloads)

Book Synopsis Intel Xeon Phi Coprocessor Architecture and Tools by : Rezaur Rahman

Download or read book Intel Xeon Phi Coprocessor Architecture and Tools written by Rezaur Rahman and published by Apress. This book was released on 2013-09-26 with total page 220 pages. Available in PDF, EPUB and Kindle. Book excerpt: Intel® Xeon PhiTM Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various technical computing applications for which it is suitable. It also examines the source code-level optimizations that can be performed to exploit the powerful features of the processor. Xeon Phi is at the heart of world’s fastest commercial supercomputer, which thanks to the massively parallel computing capabilities of Intel Xeon Phi processors coupled with Xeon Phi coprocessors attained 33.86 teraflops of benchmark performance in 2013. Extracting such stellar performance in real-world applications requires a sophisticated understanding of the complex interaction among hardware components, Xeon Phi cores, and the applications running on them. In this book, Rezaur Rahman, an Intel leader in the development of the Xeon Phi coprocessor and the optimization of its applications, presents and details all the features of Xeon Phi core design that are relevant to the practice of application developers, such as its vector units, hardware multithreading, cache hierarchy, and host-to-coprocessor communication channels. Building on this foundation, he shows developers how to solve real-world technical computing problems by selecting, deploying, and optimizing the available algorithms and data structure alternatives matching Xeon Phi’s hardware characteristics. From Rahman’s practical descriptions and extensive code examples, the reader will gain a working knowledge of the Xeon Phi vector instruction set and the Xeon Phi microarchitecture whereby cores execute 512-bit instruction streams in parallel.


Intel Xeon Phi Coprocessor Architecture and Tools Related Books

Intel Xeon Phi Coprocessor Architecture and Tools
Language: en
Pages: 220
Authors: Rezaur Rahman
Categories: Computers
Type: BOOK - Published: 2013-09-26 - Publisher: Apress

DOWNLOAD EBOOK

Intel® Xeon PhiTM Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look a
Intel Xeon Phi Coprocessor High Performance Programming
Language: en
Pages: 430
Authors: James Jeffers
Categories: Computers
Type: BOOK - Published: 2013-02-11 - Publisher: Newnes

DOWNLOAD EBOOK

Authors Jim Jeffers and James Reinders spent two years helping educate customers about the prototype and pre-production hardware before Intel introduced the fir
Single-Instruction Multiple-Data Execution
Language: en
Pages: 123
Authors: Christopher J. Hughes
Categories: Computers
Type: BOOK - Published: 2015-05-01 - Publisher: Morgan & Claypool Publishers

DOWNLOAD EBOOK

Having hit power limitations to even more aggressive out-of-order execution in processor cores, many architects in the past decade have turned to single-instruc
Supercomputing
Language: en
Pages: 488
Authors: Julian M. Kunkel
Categories: Computers
Type: BOOK - Published: 2013-06-12 - Publisher: Springer

DOWNLOAD EBOOK

This book constitutes the refereed proceedings of the 28th International Supercomputing Conference, ISC 2013, held in Leipzig, Germany, in June 2013. The 35 rev
High Performance Parallelism Pearls Volume One
Language: en
Pages: 549
Authors: James Reinders
Categories: Computers
Type: BOOK - Published: 2014-11-04 - Publisher: Morgan Kaufmann

DOWNLOAD EBOOK

High Performance Parallelism Pearls shows how to leverage parallelism on processors and coprocessors with the same programming – illustrating the most effecti