VHDL for Logic Synthesis

VHDL for Logic Synthesis
Author :
Publisher : John Wiley & Sons
Total Pages : 498
Release :
ISBN-10 : 9780470977972
ISBN-13 : 0470977973
Rating : 4/5 (72 Downloads)

Book Synopsis VHDL for Logic Synthesis by : Andrew Rushton

Download or read book VHDL for Logic Synthesis written by Andrew Rushton and published by John Wiley & Sons. This book was released on 2011-03-08 with total page 498 pages. Available in PDF, EPUB and Kindle. Book excerpt: Making VHDL a simple and easy-to-use hardware description language Many engineers encountering VHDL (very high speed integrated circuits hardware description language) for the first time can feel overwhelmed by it. This book bridges the gap between the VHDL language and the hardware that results from logic synthesis with clear organisation, progressing from the basics of combinational logic, types, and operators; through special structures such as tristate buses, register banks and memories, to advanced themes such as developing your own packages, writing test benches and using the full range of synthesis types. This third edition has been substantially rewritten to include the new VHDL-2008 features that enable synthesis of fixed-point and floating-point hardware. Extensively updated throughout to reflect modern logic synthesis usage, it also contains a complete case study to demonstrate the updated features. Features to this edition include: a common VHDL subset which will work across a range of different synthesis systems, targeting a very wide range of technologies a design style that results in long design lifetimes, maximum design reuse and easy technology retargeting a new chapter on a large scale design example based on a digital filter from design objective and design process, to testing strategy and test benches a chapter on writing test benches, with everything needed to implement a test-based design strategy extensive coverage of data path design, including integer, fixed-point and floating-point arithmetic, logic circuits, shifters, tristate buses, RAMs, ROMs, state machines, and decoders Focused specifically on logic synthesis, this book is for professional hardware engineers using VHDL for logic synthesis, and digital systems designers new to VHDL but familiar with digital systems. It offers all the knowledge and tools needed to use VHDL for logic synthesis. Organised in themed chapters and with a comprehensive index, this complete reference will also benefit postgraduate students following courses on microelectronics or VLSI/ semiconductors and digital design.


VHDL for Logic Synthesis Related Books

VHDL for Logic Synthesis
Language: en
Pages: 498
Authors: Andrew Rushton
Categories: Technology & Engineering
Type: BOOK - Published: 2011-03-08 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

Making VHDL a simple and easy-to-use hardware description language Many engineers encountering VHDL (very high speed integrated circuits hardware description la
VHDL Coding and Logic Synthesis with Synopsys
Language: en
Pages: 417
Authors: Weng Fook Lee
Categories: Technology & Engineering
Type: BOOK - Published: 2000-08-22 - Publisher: Elsevier

DOWNLOAD EBOOK

This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the m
VHDL: A Logic Synthesis Approach
Language: en
Pages: 354
Authors: D. Naylor
Categories: Computers
Type: BOOK - Published: 1997-07-31 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

This book is structured in a practical, example-driven, manner. The use of VHDL for constructing logic synthesisers is one of the aims of the book; the second i
Logic Synthesis Using Synopsys®
Language: en
Pages: 317
Authors: Pran Kurup
Categories: Technology & Engineering
Type: BOOK - Published: 2013-06-29 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Logic synthesis has become a fundamental component of the ASIC design flow, and Logic Synthesis Using Synopsys® has been written for all those who dislike read
Logic Synthesis and SOC Prototyping
Language: en
Pages: 260
Authors: Vaibbhav Taraate
Categories: Technology & Engineering
Type: BOOK - Published: 2020-01-03 - Publisher: Springer Nature

DOWNLOAD EBOOK

This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design